One-Shot Triggering with Single-Sample Clocking
After triggering and synchronizing to the clocking signal, one sample is captured on each clock pulse.
Notes:
- Clock source can be external (
extClk ) or internal onboard (iClk )
- Trigger is active high, held for at least
tTrigMin
- Clock period must be at least
tSynch + TIME specification
- All clock levels must be held for at least
tExtClkPW
- Clocking activity begins
tTCsetup after triggering goes active
- After setup delay, sampling occurs on clock pulses
- Digitized values issued after conversion delay
- Without burst mode, one-shot triggering responds only once
|